armv8/ls1043a: Implement workaround for erratum A009660
authorMingkai Hu <[email protected]>
Tue, 2 Feb 2016 03:28:03 +0000 (11:28 +0800)
committerYork Sun <[email protected]>
Wed, 24 Feb 2016 16:40:56 +0000 (08:40 -0800)
commitbbc8e053bad16366fc74943ce4c69a910c31b8b8
tree16ceab0d9a3f04295a2d9bdffbf0424d5cb99f36
parent3e0a0fbbac48e47d45e234691fddb55194052bed
armv8/ls1043a: Implement workaround for erratum A009660

Memory controller performance is not optimal with default internal
target queue register value, write required value for optimal DDR
performance.

Signed-off-by: Mingkai Hu <[email protected]>
Reviewed-by: York Sun <[email protected]>
arch/arm/cpu/armv8/fsl-layerscape/soc.c
arch/arm/include/asm/arch-fsl-layerscape/config.h